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Diagnosing Voltage Regulator Readiness and Connectivity in a Computing System with
Multiple Circuit Boards
ABSTRACT
This disclosure describes techniques for fault detection and diagnosis in main and
auxiliary (master-slave) systems in a computing device that are coupled via a cable or connector.
Per techniques of this disclosure, a multi-level pin is provided on a host System-on-a-Chip (SoC)
of the master system that connects to a multi-level voltage generation circuit included in the
slave systems. The multi-level voltage generation circuit utilizes a voltage divider that includes
multiple parallel resistors and switches to produce a particular voltage level on a pin of cable
and/or connector that is indicative of a state of the slave system. The host SoC can verify the
state of each voltage regulator and/or connectors just by detecting the voltage level at the multilevel pin. Each particular voltage level is mapped to an operating state of the cable/connector that
connects the master system to the slave systems as well as the state of individual voltage
regulators on the slave systems.
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BACKGROUND
Circuit boards utilized in computing device platforms commonly include a main (master)
system and multiple auxiliary (slave) systems. Each system functions as an independent
electrical board.

Fig. 1: Example circuit utilized in a computing device platform
Fig. 1 illustrates an example circuit utilized in a computing device platform. As depicted
in Fig. 1, the circuit includes a master system and two slave systems. The master system includes
a host System-on-a-Chip (SoC) which handles overall system operations and assigns working
tasks to each slave system. One slave system is connected to the master system via a cable while
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the other slave system is connected via a connector. The cable and connector enable the master
system to communicate digitally with the slave systems.
The slave systems each include their own SoCs to perform assigned tasks. Additionally,
each slave system board includes an onboard voltage regulator (VR) to supply power to the
miscellaneous circuit (“MISC”) and the SoC of the slave system. The connector also includes an
additional pin (“PRNT” pin) that is connected to a general-purpose input/output (GPIO) pin of
host SoC in the master system.
When the master system and slave systems are connected and maintain an active
communication link, the host SoC GPIO can be utilized to detect quality of contacts between the
cable/connector and the master system as well as diagnose faults that may be present in the
voltage regulators (VRs) of the slave systems. However, when there is a loss of communication
function between the master SoC and any of the slave SoCs, detection and/or diagnosis of VR
issues can pose challenges, especially since it can be difficult to distinguish between a VR fault
and a fault in the connections between the master and slave systems. While additional pins may
be utilized to facilitate VR issue diagnosis by utilizing dedicated pins that provide a VR status,
dedicated pins may sometimes be infeasible due to surface area constraints.
DESCRIPTION
This disclosure describes techniques for fault detection and diagnosis in master-slave
systems. Per techniques of this disclosure, a multi-level pin (“PRNT” pin) is provided on a host
SoC of the master system that connects to a multi-level voltage generation circuit included in the
slave systems. The multi-level voltage generation circuit utilizes a voltage divider circuit that
includes multiple parallel resistors and switches to produce a voltage level (of multiple voltage
levels) on a pin of cable and/or connector that is indicative of a state of the slave system.
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The host SoC can detect faults and diagnose the nature of the fault, e.g., whether a fault
lies in a voltage regulator or with cable/connector connectivity based on the pin’s voltage level.

Fig. 2: Utilizing a multi-level pin to enable fault detection and diagnosis
Fig. 2 depicts an example circuit utilized in a computing device platform, modified to
include support for a multi-level pin that enables fault detection and diagnosis. As depicted in
Fig. 2, the example circuit includes a multi-level PRNT pin implementation that is integrated into
the computing device platform. The multi-level PRNT pin implementation includes a voltage
divider circuit at the master system and the slave systems.
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When the master system and the slave systems are connected, via the cable and
connector, the different banks of resistors (depicted within the dashed red box) act as a voltage
divider. When powered up and operating, the multi-level PRNT pin decreases the voltage level
(from an original reference voltage, VREF) to a divided voltage based on the circuit resistance of
the cable (2x*R) and the circuit resistance of the host resistor (N*R). By detecting a voltage level
of the multi-level PRNT pin, the host SoC can easily verify a state of connector/cable
connectivity.
Additionally, as depicted in Fig. 2, each voltage regulator (VR1 through VRx) activates
corresponding individual switches on the slave system. A voltage at the multi-level PRNT pin
further decreases when the voltage regulators are operating since additional resistors are
connected. The host SoC can verify the state of each voltage regulator just by detecting the
voltage level at the multi-level PRNT pin. Each particular voltage level is mapped to an
operating state of the cable/connector that connect the master system to the slave systems as well
as the state of individual voltage regulators on the slave systems. The multi-level PRNT pin
provides a low pin count and cost-effective solution for fault detection and diagnosis of
computing platform systems.
CONCLUSION
This disclosure describes techniques for fault detection and diagnosis in main and
auxiliary (master-slave) systems in a computing device that are coupled via a cable or connector.
Per techniques of this disclosure, a multi-level pin is provided on a host System-on-a-Chip (SoC)
of the master system that connects to a multi-level voltage generation circuit included in the
slave systems. The multi-level voltage generation circuit utilizes a voltage divider that includes
multiple parallel resistors and switches to produce a particular voltage level on a pin of cable
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and/or connector that is indicative of a state of the slave system. The host SoC can verify the
state of each voltage regulator and/or connectors just by detecting the voltage level at the multilevel pin. Each particular voltage level is mapped to an operating state of the cable/connector that
connects the master system to the slave systems as well as the state of individual voltage
regulators on the slave systems.
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